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Abstract The performance of FinFET and FDSOI devices
is compared by 3D Monte Carlo simulation using an en-
hanced quantum correction scheme. This scheme has two
new features: (i) the quantum correction is extracted from
a 2D cross-section of the 3D device and (ii) in addition to
using a modified oxide permittivity and a modified work
function in subthreshold, the work function is ramped above
threshold to a different value in the on-state. This ap-
proach improves the accuracy of the quantum-correction for
multi-gate devices and is shown to accurately reproduce 3D
density-gradient simulation also at short channel lengths.
15 nm FDSOI device performance with thin box and back-
gate bias is found to be competitive: compared to a Fin-
FET with (110)/〈110〉 sidewall/channel orientation, the on-
current for N -type devices is 25 % higher and the off-current
is only increased by a factor of 2.5.
Keywords 3D Monte Carlo · Quantum effects ·
Fully-depleted SOI devices · FinFET
1 Introduction
In order to keep the short-channel effect under control, for
continued gate-length scaling bulk MOSFETs have to be re-
placed by thin-film or multi-gate devices [1]. Fully-depleted
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SOI (FDSOI) devices with a thin buried-oxide (BOX) and
back-gate bias [2] and FinFETs [3] are the most promising
candidates. One crucial question is how far FDSOI technol-
ogy can still compete with FinFETs upon further scaling.
It is the purpose of this work to investigate this issue by
advanced TCAD simulation where all relevant effects are
taken into account on a physical basis.
Relevant effects comprise the crystallographic orienta-
tion dependence of the surface mobility as well as of the
nonlinear longitudinal drift velocity, quasi-ballistic velocity
overshoot, three-dimensional (3D) arbitrarily shaped device
geometry and size quantization. 3D Monte Carlo simulation
on unstructured meshes is an adequate tool for this situa-
tion. Thanks to the self-consistent single-particle approach
and parallelization it has become fast enough for TCAD ap-
plications [4].
An aspect of special concern is the incorporation of quan-
tum effects into Monte Carlo simulation. Three approaches
are being used in literature: subband models based on so-
lutions of the Schrödinger equation on (d-1)-dimensional
slices of d-dimensional device structures [5–9], effective
potential methods [10–13] and approaches which extract
modified effective oxide thickness and workfunction from
a previous quantum simulation [14, 15]. From a TCAD
perspective, a quantum approach must in particular meet
three requirements: (i) the orientation dependence of the sur-
face mobility must be captured, (ii) the mobility degrada-
tion due to surface roughness must be included and (iii) it
must be possible to treat arbitrary device geometries. Al-
though the subband models feature the orientation- and
roughness-dependence of surface mobility [16], the whole
device cannot be completely quantized for general and real-
istic geometries, which is especially true for 3D devices with
source/drain contacts from above. In general, this necessi-
tates the introduction of a quantum box in real- and energy-
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space. At the boundary of this box energy conservation dur-
ing the mapping from a bulk- into a subband-electron is only
approximately satisfied [5]. This raises the question how re-
sults depend on the choice of the quantum box. Therefore
these elaborate schemes are only reliable on ideal structures
such as a rectangular double-gate device [7–9]. Effective po-
tential approaches can be applied to general geometries, but
due to the vanishing carrier density at the gate-oxide inter-
face it is difficult to consider the mobility reduction with a
combination of diffusive and specular surface scattering and
it is therefore often neglected [12, 13]; an effective-field de-
pendent surface scattering rate can consider surface rough-
ness, but has no automatic orientation dependence [10, 11].
Modifying the effective oxide thickness and the workfunc-
tion is a pragmatic choice, but it combines the orientation-
dependence of surface mobility due to energy- and parallel-
momentum conservation of specular surface scattering [4]
with the ability to accurately capture the electrostatic quan-
tum effect.
We therefore adopt this pragmatic approach and gen-
eralize it in order to retain the accuracy of the quantum-
correction also for non-planar devices such as FinFETs.
Moreover, we show that the quantum-correction can be ex-
tracted from a 2D cross-section of the 3D device and re-
mains accurate also for short-channel devices, thus using in
a multi-scale approach long-channel results in short-channel
device simulation.
This quantum-corrected 3D Monte Carlo approach is
then applied to compare the performance of FDSOI devices
and FinFETs at a gate length of 15 nm. Stress is not consid-
ered in this work in order to allow for a meaningful compar-
ison between single-gate and multi-gate devices upon scal-
ing.
2 Monte Carlo model
In this work, analytical band structure descriptions are
used. For electrons, a two-band model with anisotropic
non-parabolicity is used which compares favorably to cor-
responding pseudopotential device simulations [17]. For
holes, we use a six-band k · p band structure [18]. Phonon,
ionized impurity and surface roughness scattering are con-
sidered. For electron-phonon scattering, intervalley scat-
tering and elastic acoustic intravalley scattering with cou-
pling constants according to Jacoboni and Reggiani [19]
are adopted. Only the acoustic deformation potential E=
8.52 eV is modified in order to match the experimental
velocity-field characteristics with a band structure which
deviates from the standard nonparabolic ellipsoidal model
as described above. Hole-phonon scattering includes elas-
tic acoustic and optical phonons with parameter values re-
ported in Ref. [20]. Ionized impurity scattering is modeled
according to Brooks and Herring (see Ref. [19]), but the
screening length is computed with degenerate statistics and
carrier temperatures and the rate is calibrated with a doping-
dependent prefactor to compensate the mobility overestima-
tion. Surface roughness scattering consists of a combina-
tion of 15 % diffusive and 85 % specular scattering. Spec-
ular scattering is governed by conservation of energy and
parallel-momentum, and for anisotropic band structures this
leads to the orientation dependence of surface mobility, see
Fig. 1 of Ref. [4] and the corresponding discussion. Note
that the diffusive percentage of 15 % is not changed as
a function of crystallographic surface orientation; the ori-
entation dependence comes automatically from energy and
parallel-momentum conservation in anisotropic band struc-
tures and this model reproduces without any adjustment
(Fig. 2 of Ref. [4]) the measured 20 % decrease and 100 %
mobility increase in N -type and P -type FinFETs [3, 21],
respectively, when the (100)/〈100〉 sidewall/channel con-
figuration is rotated by 45◦ around the wafer normal.
3 Quantum correction
Quantization increases the threshold voltage and pushes the
charge centroid away from the gate-oxide interface [14]. It
is possible to reproduce density-gradient transfer character-
istics in planar bulk MOSFETs by classical drift-diffusion
simulation where the threshold voltage shift is accommo-
dated by changing the workfunction and the increased ef-
fective oxide thickness is translated into a reduced effec-
tive oxide permittivity [15]. The situation changes in 3D
since the cross-section of the FinFET in Fig. 1 has a dif-
ferent shape compared to the mostly planar FDSOI in Fig. 2
Fig. 1 Geometry and doping profile of the FinFET device. The gate
length is LG = 15 nm, the fin height H = 20 nm and the fin width at
the top W = 5 nm before corner rounding. The thickness of the buried
oxide is tbox = 145 nm and the sidewall angle is 7◦. The gate oxide
with 0.7 nm interfacial oxide and 2 nm HfO2 has an EOT of about
1.05 nm
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Fig. 2 Geometry and doping profile of the FDSOI device. The gate
length is LG = 15 nm, the silicon film thickness tSi = 5 nm and the
width W = 200 nm. The thickness of the buried oxide is tbox = 10 nm.
The gate oxide is the same as for the FinFET in Fig. 1 with an EOT
of about 1.05 nm. The doping of silicon below the BOX is as in the
channel 1 × 1015 cm−3
and can involve different crystallographic surface orienta-
tions. Furthermore, the computational burden of extracting
the quantum correction from simulations of the complete de-
vice structure becomes significantly larger in 3D.
We therefore propose an enhanced quantum-correction
scheme. It is based on a 2D cross-section which strongly
improves the computational efficiency. In addition, the ef-
fective workfunction of the gate contact is allowed to vary
above the threshold voltage as a function of the gate volt-
age; this increases the accuracy of the results especially for
non-planar devices such as FinFETs. As a third advantage,
our new approach will permit to replace the density-gradient
method as quantum reference by Schrödinger-Poisson solu-
tions on the 2D cross-section; this will improve the phys-
ical accuracy without introducing additional computational
issues that might arise in a full 3D device structure.
In Fig. 3, the different steps of the new quantum-
correction scheme are shown by plotting the electron sheet
density (normalized by the perimeter of the gate contact
which is approximated by (2 H + W)) in the 2D cross-
section (compare Fig. 7 in Appendix) as a function of the
gate voltage. First, the effective permittivity ox is com-
puted in the on-state from the difference in charge centroid
between density-gradient and classical simulation. This is
done separately for the directions perpendicular to the top
side and the sidewall of the fin, using different quantiza-
tion masses for the density-gradient simulation arising from
different crystallographic surface orientations. In the second
step, the threshold voltage shift is extracted in the subthresh-
old regime and translated into a new value Wf1 for the work-
function which additionally compensates for small threshold
voltage shifts that may arise from the new value of ox. So
far, this corresponds to the approach of Ref. [15], and it can
be seen that the density-gradient results are already well re-
produced in the case of the FDSOI device. However, the
Fig. 3 Electron sheet density in logarithmic (left axis) and linear (right
axis) scale of a 2D slice in the yz-plane of Figs. 1 and 2, obtained from
a vertical cut in the middle of the channel of (a) the FinFET and (b) the
FDSOI device. Compared are density-gradient simulations with clas-
sical results without correction, corrected permittivity ox, additionally
corrected workfunction Wf1 in subthreshold and additional linear ramp
of the workfunction above threshold to the value Wf2 in the on-state.
The y-axis and the z-axis in Figs. 1 and 2 point in (110) and (001)
direction, respectively
electron charge in the FinFET is still overestimated above
threshold. Therefore, a second value Wf2 is extracted in the
on-state and the workfunction is linearly ramped from Wf1
at the threshold voltage to Wf2 in the on-state. This scheme
perfectly reproduces the density-gradient curve.
The decisive question is, of course, if this scheme re-
mains also accurate upon scaling, i.e. if the values for ox,
Wf1 and Wf2 extracted from the 2D cross-section are suf-
ficient to reproduce density-gradient transfer-characteristics
at short gate lengths. This is investigated in Fig. 4 for
FinFETs with gate lengths of 100 nm and 15 nm. The
agreement between quantum-corrected drift-diffusion and
density-gradient simulations turns out to be quite good.
Since we are dealing with quantization normal to the trans-
port direction, a corresponding correction should be ex-
pected not to depend on gate length which is confirmed by
this comparison.
4 Monte Carlo simulation of short-channel FinFET and
FDSOI devices
In this section, the short-channel performance of FinFET
and FDSOI devices is compared by Monte Carlo simu-
lation using the quantum-correction scheme of the previ-
ous section. Figure 5 shows the transfer characteristics of
P -type and N -type FinFET and FDSOI devices for both
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Fig. 4 3D density-gradient, drift-diffusion and quantum-corrected
drift-diffusion simulation of the transfer characteristics in a 15 nm and
a 100 nm FinFET in logarithmic (left axis) and linear (right axis) scale.
(110)/〈110〉 sidewall/channel orientation is used
Fig. 5 3D quantum-corrected Monte Carlo simulation of the transfer
characteristics in P -type and N -type 15 nm FinFET and FDSOI de-
vices with (110)/〈110〉 and (100)/〈100〉 sidewall/channel orientations,
respectively, in logarithmic (left axis) and linear (right axis) scale
(110)/〈110〉 and (100)/〈100〉 sidewall/channel orientations
at a gate length of 15 nm, i.e. the two device orientations
differ by a rotation by 45 degrees around the (001) wafer
normal (also for FDSOI devices, we refer to the sidewall
surface in analogy to FinFETs although this surface has neg-
ligible influence in this case). This means that in the case of
the FDSOI devices essentially only the channel direction is
affected by the 45◦ rotation the relevant surface always be-
ing the (001) top-side surface. In contrast, for FinFETs also
the relevant sidewall direction is different in the two config-
urations. The original physical workfunction Wf has been
roughly adjusted for N -type and P -type devices such that
the threshold voltage is around 0.15 V at a gate length of
15 nm. Note that the drift-diffusion simulation in Fig. 4 and
the Monte Carlo simulation in Fig. 5 show—for the same
quantum-correction—a different off-current for the N -type
15 nm-FinFET. The reason is that drift-diffusion simula-
Fig. 6 Electron drift velocity along the channel obtained via averaging
with the electron density over the device cross-section in the on-state
tion increasingly underestimates the threshold voltage for
decreasing gate length as already observed previously (see
Fig. 6 of Ref. [22]) which consequently leads to a too high
drift-diffusion off-current.
It can be seen in Fig. 5 that the off-current for FinFETs
is indeed smaller than for FDSOI devices. This is expected
since more gates increase the electrostatic channel control,
but due to a thin BOX and the applied back-gate bias this
difference is not very large. The on-currents have in gen-
eral a similar level, but for the (110)/〈110〉 sidewall/channel
orientation the N -type FDSOI device has a 25 % higher
performance than FinFET (as noted above the FDSOI de-
vices have always the (001) top-side surface). The crys-
tallographic orientation-dependence can be related to the
velocity profiles in the channel which for N -type devices
are displayed in Fig. 6. For FinFETs, the electron velocity
in the source-side of the 15 nm-channel is larger for the
(100)/〈100〉 sidewall/channel orientation and the situation
is opposite for FDSOI devices. In both cases, this corre-
sponds to the order of the on-currents (the absolute values
are also determined by the electron sheet density which is
larger for FinFETs, compare Fig. 3). Quasi-ballistic trans-
port is prominent since in a large part of the channel the
electrons have an average velocity higher than the saturation
velocity, but not in the important region after the beginning
of the channel.
For a more detailed physical interpretation of the crys-
tallographic orientation dependence, we specify in Table 1
the on-currents both for the gate length of 15 nm and for the
larger gate length of 100 nm. The situation is easier to under-
stand in the case of FDSOI devices where essentially only
the (001) surface is relevant. In the long-channel FDSOI de-
vices, the on-current is almost the same for both channel
directions because the surface mobility is isotropic for the
(001) surface. In the short-channel devices, nonlinear trans-
port leads to a higher on-current for 〈110〉 channel direction
in N -type FDSOI devices and a higher on-current for 〈100〉
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Table 1 3D Monte Carlo on-currents in 15 nm and 100 nm N -type and
P -type devices with (100)/〈100〉 and (110)/〈110〉 sidewall/channel
orientations (in units of µA/µm). The third direction, i.e. the wafer
normal, points in both configurations in (001) direction, which in par-
ticular means that for FDSOI devices always only the (001) surface
orientation is relevant. The differences between the two configurations
arise for FDSOI devices therefore only from the different channel ori-
entations
Device type 15 nm-N 100 nm-N 15 nm-P 100 nm-P
100 FinFET 783 273 592 143
110 FinFET 625 221 581 188
100 FDSOI 767 182 566 67
110 FDSOI 785 182 518 65
channel direction in P -type FDSOI devices because holes
have in contrast to electrons a higher bulk drift velocity for
〈100〉 transport direction in the nonlinear regime (see Fig. 1
of Ref. [23]). The 100 nm-FinFETs are also governed by the
surface mobility. Here, the dominant sidewall surface leads
to a higher hole current for (110) sidewall orientation and
a higher electron current for (100) sidewall orientation in
agreement with corresponding effective mobilities [4]. For
15 nm-FinFETs, the combined influence of different sur-
face orientations on nonlinear and quasi-ballistic transport
in different channel directions is difficult to quantify. In the
case of P -type FinFETs, the situation is reversed relative
to the 100 nm devices and the advantageous nonlinear and
quasi-ballistic transport in 〈100〉 direction overcompensates
the negative influence of the (100) sidewall surface orienta-
tion as already reported previously [23]. For N -type 15 nm-
FinFETs, the situation remains the same as for 100 nm de-
vices, possibly due to a larger contribution of quasi-ballistic
transport, which in contrast to nonlinear electron transport is
advantageous for 〈100〉 transport direction [24], or the still
present influence of the favorable (100) sidewall surface ori-
entation.
Finally, it should be noted that the present study refers to
a specific choice of geometry and doping. The quantitative
conclusions will change upon modifications; e.g. a wider
fin will degrade the subthreshold slope of the FinFET and
heavy doping below the thin BOX can improve FDSOI per-
formance.
5 Conclusions
Short-channel performance of FinFET and FDSOI devices
has been compared by 3D Monte Carlo simulation with a
new accurate quantum-correction scheme. In the future, this
scheme will also permit efficient quantum-correction based
on 2D Schrödinger-Poisson solutions and therefore to en-
hance the accuracy especially for new channel materials.
Thanks to thin BOX and back-gate bias, FDSOI devices
show comparable performance as FinFETs at a gate length
of 15 nm. A definitive comparison will also need to con-
sider the different possibilities for introducing stressors in
FinFETs and FDSOI devices which was beyond the scope
of this work.
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Appendix: On the quantum correction method
In this appendix, we present more details on our quantum
correction method. The quantum-mechanical reference in
this work is the density-gradient approach. In the context of
the quantum correction, the advantage of density-gradient
simulation is that it is also possible to simulate the com-
plete 3D device structure which allows to verify the ac-
curacy of the quantum-corrected DD simulations by com-
paring the corresponding transfer characteristics at differ-
ent gate lengths as is done in Fig. 4. The parameter of
density-gradient simulation is the quantization mass. This
mass changes with the crystallographic orientation of the
gate interface. In the present work, values for (100), (110)
and (111) surface orientations are considered and during de-
vice simulation always the value of the nearest surface is
used. For example, the electron (hole) quantization masses
for (110) and (100) surface orientations are 0.32 (0.91) and
0.92 (0.26) in units of the free electron mass, respectively
(for electrons, always the quantization mass of the valley
with the largest mass in surface direction is taken since it
dominates the electron density).
The new values for effective oxide thickness and work-
function used as a quantum correction are extracted from
2D device simulations on a cross-section of the 3D device
which is shown for the FinFET in Fig. 7. The interfacial ox-
ide is divided into different regions for the top side and the
two sidewalls and two different values for ox are used as
resulting from the different crystallographic orientations. In
the case of the N -type (P -type) FinFETs with (110) side-
wall and (001) top side, the effective permittivity values are
2.83 (3.01) and 2.94 (2.68) in units of the vacuum permit-
tivity instead of the original value of 3.9. In case of discrep-
ancies in the sheet densities between density-gradient and
quantum correction, a division into more regions could be
considered, but the present results as in Fig. 3 suggest that
this will probably not be necessary.
When replacing density-gradient simulation by 2D
Schrödinger-Poisson solutions on the cross-section in Fig. 7
as the quantum-mechanical reference, 3D MC simulation
will still not explicitly use subbands, of course. However, the
corresponding correction for threshold voltage and channel
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Fig. 7 Electron density at a gate voltage of VGS=0.8 V according to
2D density-gradient simulation. The simulated structure was obtained
by a vertical cut through the middle of the FinFET in Fig. 1. The gate
stack consists of interfacial oxide, HfO2, titanium nitride and the gate
contact line
charge will accurately be taken into account and the compar-
ison between density-gradient and quantum-corrected DD in
Fig. 4 shows that the density profile itself is not important.
The crystallographic orientation dependence of the surface
mobility is not due to quantization, but originates from the
boundary condition in the presence of a gate interface and is
therefore captured both in semiclassical transport (via con-
servation of energy and parallel-momentum) and in quan-
tum transport (via e.g. vanishing wave functions at the gate
interface) [4].
Strain changes subband structure and population result-
ing from Schrödinger-Poisson solutions, but the correspond-
ing change in threshold voltage and channel charge is cap-
tured in our quantum correction approach analogously to
the unstrained case. Concerning surface mobility, the strain-
induced change in the bulk band structure changes the effect
of energy and parallel-momentum conservation leading to
a similar stress response as subband models (see Fig. 3 of
Ref. [4]).
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